Published

2017-05-01

A CMOS Micro-power, Class-AB “Flipped” Voltage Follower using the quasi floating-gate technique

Circuito CMOS seguidor de voltaje “rotado” de micro-potencia con salida clase AB usando Técnicas de Compuerta Cuasi-flotante

DOI:

https://doi.org/10.15446/ing.investig.v37n2.62625

Keywords:

CMOS analog integrated circuit design, quasi-floating gate circuits, low voltage, micro-power (en)
Diseño de circuitos integrados CMOS analógicos, compuerta flotante, bajo voltaje, micro-potencia (es)

Downloads

Authors

  • Juan Jesus Ocampo-Hidalgo Universidad Autonoma Metropolitana Azcapotzalco https://orcid.org/0000-0001-9779-0712
  • Iván Vázquez-Álvarez Universidad Autonoma Metropolitana Azcapotzalco
  • Sergio Sandoval-Perez Instituto Tecnológico de Cd Guzman
  • Rodolfo Garcia-Lozano Universidad Autónoma del Estado de México
  • Marco Gurrola-Navarro Universidad de Guadalajara, Mexico
  • Jesus Ezequiel Molinar-Solis Instituto Tecnológico de Cd Guzman

This paper presents the design and characterization of a new analog voltage follower for low-voltage applications. The main idea is based on the “Flipped” Voltage Follower and the use of the quasi-floating gate technique for achieving class AB operation. A test cell was simulated and fabricated using a 0,5 μm CMOS technology. When the proposed circuit is supplied with VDD = 1,5 V, it presents a power consumption of only 413 μW. Measurement and experimental results show a gain bandwidth product of 10 MHz and a total harmonic distortion of 1,12 % at 1 MHz.

En este trabajo se presenta el diseño y caracterización de un nuevo seguidor de voltaje analógico para aplicaciones de bajo voltaje. La idea principal aquí desarrollada, está basada en el Seguidor de Voltaje “Volteado” y el uso de técnicas de compuerta casiflotante para lograr un funcionamiento de clase AB. Usando una tecnología CMOS de 0.5 μm, se simuló y se fabricó una celda de prueba. Cuando el circuito propuesto se alimenta con VDD = 1,5 V, este presenta un consumo de potencia de tan solo 413 μW. Las mediciones y los resultados experimentales muestran un producto ganancia-ancho de banda de 10 MHz y una distorsión harmónica total de 1,12 % a 1 MHz.

References

Allen P. E. and D. R. Holberg (2002). (2nd Ed.). CMOS Analog Circuit Design, New York, USA: Oxford University Press, 253 – 269.

Algueta-Miguel J. M., Lopez-Martin A., Acosta L., Ramírez-Angulo J., and Gonzalez-Carvajal, R. (2011). Using Floating Gate and Quasi-Floating Gate Techniques for Rail-to-Rail Tunable CMOS Transconductor Design. IEEE Trans. on Circuits and Systems—I: Regular Papers, 58(7), 1604 – 1614. DOI: 10.1109/TCSI.2011.2157782

Carusone T. C., Johns D. A. and Martin K. W. (2012). (2nd ed.). Analog Integrated Circuit Design. Hoboken, USA: Wiley, 122 – 124. Centurelli F., Monsurro P., and Trifiletti A. (2011). A class-AB flipped voltage follower out-put stage. IEEE European Conference on Circuit Theory and Design, Linkoping, Sweden, 757 – 760. DOI: 10.1109/ECCTD.2011.6043851

De Matteis M., and Baschirotto A. (2017). A Biquadratic Cell based on the Flipped-Source-Follower Circuit. To be published on: IEEE Transactions on Circuits and Systems II: Express Briefs. DOI: 10.1109/TCSII.2016.2611061

GNU Octave, About, (2016). [Online]. Available: http://www. linear.com/designtools/software/#LTspice .

Haga Y. and Kale I. (2009). Bulk-driven flipped voltage follower. In Proc. of the 2009 IEEE International Symposium on Circuits and Systems, Taipei, Taiwan. 2717 – 2720. DOI: 10.1109/ISCAS.2009.5118363

Jaeger R. C. and Blalock T. N. (2011). (4th ed.). Microelectronic Circuit Design. New York, USA: McGraw-Hill, 548 – 549.

Jimenez M., Torralba A., Carvajal R. G., and Ramirez-Angulo J. (2006). A new low-voltage CMOS unity-gain buffer. In Proc. of the IEEE Int. Symp. on Circuits and Systems. Island of Kos, Greece. 919 – 922. DOI: 10.1109/ISCAS.2006.1692736

Leung K. N., Zehng Y. (2008). Compensation-Capacitor Free Pseudo Three-Stage Amplifier with Large Capacitive Loads. In Proc. the 4th IEEE International Symposium on Electronic Design, Test and Applications, Hong Kong, China. 7 – 10. DOI: 10.1109/DELTA.2008.44

Leung K. N., Mong P. K. T., Wing-Hung-Ki, Sin, J. K. O. (2000). Three-stage large capacitive load amplifier with damping- factor-control frequency compensation. IEEE Journal of Solid-State Circuits, 221 – 230. DOI: 10.1109/4.823447

Linear Technology, Design Support, (2016). [Online]. Available: http://www.linear.com/designtools/software/#LTspice.

Lopez-Martin A. J., Acosta L., Garcia-Alberdi C., Carvajal R. G. and Ramírez-Angulo J. (2011). Power-efficient analog design based on the class AB super source follower. Int. J. Circ. Theor. Appl., 40, 1143 - 1163. DOI: 10.1002/cta.776

Molinar-Solis J. E., Gurrola-Navarro M. A., Padilla I., Ocampo J. J. and Muñiz C. (2015). Free class-AB flipped voltage follower using bulk-driven technique. Electronics Letters, 51(18), 1411 – 1413. DOI: 10.1049/el.2015.0768

Peng X., Sansen W. (2004). AC boosting compensation scheme for low-power multistage amplifiers. IEEE Journal of Solid- State Circuits, 2074 – 2079. DOI: 10.1109/JSSC.2004.835811

Ramírez-Angulo J., Carvajal R. G., Torralba A., Galán J., Vega- Leal A.P., and Tombs J., (2002). The Flipped Voltage Follower: a useful cell for low-voltage low-power circuit design. In Proc. of the IEEE Int. Symp. on Circuits and Systems. Phoenix-Scottsdale, AZ, USA, vol. 3. 615 – 618. DOI: 10.1109/TCSI.2005.851387

Ramirez-Angulo J., Lopez-Martin A., Carvajal R. G., Torralba A., and Jimenez M., (2006). Simple class-AB voltage follower with slew rate and bandwidth enhancement and no extra static power or supply requirements. Electronic Letters, 42(14), 784 – 785. DOI: 10.1049/el:20060617

Ramirez-Angulo J., Choi S. C. and Gonzalez-Altamirano G. (1995). Low-voltage circuits building blocks using multiple- input floating-gate transistors, IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications, 42(11), 971 – 974. DOI: 10.1109/81.477210

Ramírez-Angulo J., Urquidi C., González-Carvajal R., Torralba A., and López-Martín A. (2003). A New Family of Very Low-Voltage Analog Circuits Based on Quasi-Floating-Gate Transistors, IEEE Trans. On Circuits and Systems II: Analog and Digital Signal Processing, 5(5), 214 – 220. DOI: 10.1109/TCSII.2003.811434

Sekerkiran B. and Cilingiroglu U. (1997). Improving the Resolution of Lazzaro Winner-Take-All Circuit, In Proc. of the ICNN, Houston, USA. (pp. 1005 – 1008). DOI: 10.1109/ICNN.1997.616164

Seo I., and Fox, R. M. (2004). Comparison of Quasi-Pseudo- Floating Gate Techniques. In Proc. of the IEEE Int. Symp. on Circuits and Systems. Vancouver, BC, Canada, vol. 1, 365 – 368. DOI: 10.1109/ISCAS.2004.1328207

Tsividis Y. and McAndrew C. (2010). (3rd ed.). Operation and Modeling of the MOS Transistor. Oxford, UK: Oxford University Press. 310– 313.

Xiang X. and Sturm J. (2012). Tunable Linear MOS Resistor for RF Applications. In Proc. of the 12th IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF). Santa Clara, CA, USA. 37 – 40. DOI: 10.1109/SiRF.2012.6160119

Dimensions

PlumX

Article abstract page views

1079

Downloads

Download data is not yet available.

How to Cite

Ocampo-Hidalgo, J. J., Vázquez-Álvarez, I., Sandoval-Perez, S., Garcia-Lozano, R., Gurrola-Navarro, M., & Molinar-Solis, J. E. (2017). A CMOS Micro-power, Class-AB “Flipped” Voltage Follower using the quasi floating-gate technique. Ingeniería E Investigación, 37(2), 82-88. https://doi.org/10.15446/ing.investig.v37n2.62625